Industry experts question HBM scalability and throughput efficiency
September 25, 2026
Discussions at Hot Chips 2026 highlight concerns that increasing HBM stack height to 20 layers for HBM4 may dilute throughput and decrease per-layer bandwidth. Critics argue that extreme vertical stacking creates inefficiencies compared to faster, more traditional memory architectures.
HOW THIS AFFECTS YOU
●
founderConsider potential hardware bottlenecks and alternative memory solutions when planning large-scale compute infrastructure.
●
investorMonitor shifts in memory architecture as HBM scaling limits may impact long-term hardware dominance.