Diff-Logic Networks for Low-Latency Edge EEG Classification

Differentiable Logic Gate Networks (Diff-Logic) convert models into Boolean circuits for execution via bitwise CPU operations. In dementia detection tasks, the method achieved an 80.2% Macro F1, outperforming matched-capacity MLP baselines by 6.8%.